

#### **FEATURES**

☐ Complete receiver in an 18-pin package

#### **GENERAL DESCRIPTION**

The SC11270/SC11271 are complete DTMF receivers integrating both the bandsplit filter and digital decoder functions. They are fabricated with Sierra Semiconductor's double-poly CMOS technology and are pin and function compatible with the MITEL, MT8870 and MT8870B-1 DTMF receivers, respectively. The filter section uses switched capacitor techniques for high-and low-group filters and dial

- ☐ Excellent performance
- ☐ CMOS, single 5 Volt operation

tone rejection. Digital counting techniques are employed in the decoder to detect and decode all 16 DTMF tone-pairs into a 4 bit code. External component count is minimized by on-chip provision of a differential input amplifier, clock oscillator and latched 3-state bus interface. The SC11271 conforms to CEPT specifications for DTMF receivers systems by providing a must reject signal level of -37 dBm.












\*Special order

## **BLOCK DIAGRAM**



Rev 11270.22A

#### **PIN DESCRIPTIONS**

NAME	PIN	DESCRIPTION					
ESt	16	Early steering output. Presents a logic high immediately when the digital algorit detects a recognizable tone-pair (signal condition). Any momentary loss of sig condition will cause ESt to return to a logic low.					
GS	3	Gain Select. Gives access of feedback resistor.	to output of front-end differential amplifier for connection o				
IC	5, 6	Internal Connection. Mus	t be tied to V <sub>ss</sub> .				
IN+	1	Non-Inverting Input	Connections to the front-end differential amplifier				
IN-	2	Inverting Input					
OSC1	7	Clock Input	3.579545 MHz crystal connected between				
OSC2	8	Clock Output.	these pins completes internal oscillator.				
Q <sub>1</sub> -Q <sub>4</sub>	11–14	3-state data outputs. When valid tone-pair received (s	n enabled by TOE, provide the code corresponding to the laste code table).				
StD	15	Delayed steering output. registered and the output GT falls below V <sub>TSt</sub> .	Presents a logic high when a received tone-pair has bee latch updated; returns to logic low when the voltage on St				
St/GT	17	at St causes the device to r voltage less than V <sub>TSt</sub> frees	e output (bi-directional). A voltage greater than VTS, detected egister the detected tone-pair and update the output latch. As the device to accept a new tone-pair. The GT output acts to time-constant; its state is a function of ESt and the voltage of				
TOE	10	3-state output enable (inpr	ut). Logic high enables the outputs $Q_1$ – $Q_4$ . Internal pull-up.				
V <sub>cc</sub>	18	Positive power supply, +5					
V <sub>REF</sub>	4	Reference voltage output, (see application diagram).	nominally V <sub>CC</sub> /2. May be used to bias the inputs at mid-rai				
V <sub>ss</sub>	9	Negative power supply, n	ormally connected to 0 V				

#### **FUNCTIONAL DESCRIPTION**

The SC11270/271 monolithic DTMF receivers offer small size, low power consumption and high performance. The architecture consists of a bandsplit filter section, which separates the high and low tones of a receiver pair, followed by a digital counting section which verifies the frequency and duration of the received tones before passing the corresponding code to the output bus.

#### **Filter Section**

Separation of the low-group and high-group tones is achieved by

applying the dual-tone signal to the inputs of two filters—a sixth order for the high group and an eight order for the low group. The bandwidths of which correspond to the bands enclosing the low-group and high-group tones (see Figure 5). The filter section also incorporates notches at 350 Hz and 440 Hz for exceptional dial-tone rejection. Each filter output is followed by a second order switched-capacitor section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis

to prevent detection of unwanted low-level signals and noise; the outputs of the comparators provide full-rail logic swings at the frequencies of the incoming tones.

#### **Decoder Section**

The decoder uses digital counting techniques to determine the frequencies of the limited tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals, such as voice, while providing tolerance to small

frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to "talk-off" and tolerance to the presence of interfering signals ("third tones") and noise. When the detector recognizes the simultaneous presence of two valid tones (referred to as "signal condition" in some industry specifications), it raises the "early steering" flag (ESt). Any subsequent loss of signal-condition will cause ESt to fall.

#### **Steering Circuit**

Before registration of a decoded tone-pair, the receiver checks for a valid signal duration (referred to as "character-recognitioncondition"). This check is performed by an external RC time-constant driven by ESt. A logic high on ESt causes V<sub>c</sub> (see Figure 6) to rise as the capacitor discharges. Provided signalcondition is maintained (ESt remains high) for the validation period (t<sub>GTP</sub>), V<sub>C</sub> reaches the threshold (V<sub>TSt</sub>) of the steering logic to register the tone-pair, latching its corresponding 4-bit code (see Figure 3) into the output latch. At this point, the GT output is activated and drives  $V_C$  to  $V_{CC}$ . GT continues to drive high as long as ESt remains high. Finally after a short delay to allow the output latch to settle, the "delayed-steering" output flag, StD, goes high, signaling that a received tone-pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the 3-state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions ("drop-out") too short to be considered a valid pause. The facility, together with the capability of selecting the steering timeconstants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

#### **Guard Time Adjustment**

In many situations not requiring independent selection of receive and pause, the simple steering circuit of Figure 6 is applicable. Component values are chosen according to the following formula:

$$\begin{aligned} \mathbf{t}_{\mathrm{REC}} &= \mathbf{t}_{\mathrm{DP}} + \mathbf{t}_{\mathrm{GTP}} \\ \mathbf{t}_{\mathrm{ID}} &= \mathbf{t}_{\mathrm{DA}} + \mathbf{t}_{\mathrm{GTA}} \end{aligned}$$

The value of  $t_{\rm DP}$  is a parameter of the device (see table) and  $t_{\rm REC}$  is the minimum signal duration to be recognized by the receiver. A value for C of 0.1  $\mu$ F is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a  $t_{\rm REC}$  of 40 ms would be 300k.

Different steering arrangements may be used to select independently the guard-times for tone-present  $(t_{\rm GTA})$  and tone-absent  $(t_{\rm GTA})$ . This may be necessary to

meet system specifications which place both accept and reject limits on both tone duration and interdigital pause.

Guard-time adjustment also allows the designer to tailor system parameters such as talk-off and noise immunity. Increasing tREC improves talk-off performance, since it reduces the probability that tones simulated by speech will maintain signal condition for long enough to be registered. On the other hand, a relatively short t<sub>rec</sub> with a long t<sub>DO</sub> would be appropriate for extremely noisy environments where fast acquisition time and immunity to drop-outs would be requirements. Design information for guard-time adjustment is shown in Figure 7.

#### Input Configuration

The input arrangement of the SC11270 provides a differential-input operational amplifier as well as a bias source (V<sub>REF</sub>) which is used to bias the inputs at mid-rail.

Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain.

In a single-ended configuration, the input pins are connected as shown in Figure 2 with the op-amp connected for unity gain and  $V_{\rm REF}$  biasing the input at 1/2  $V_{\rm CC}$ . Figure 8 shows the differential configuration, which permits the adjustment of gain with the feedback resistor  $R_{\rm 5}$ .





Figure 2. Single Ended Input Configuration

F <sub>low</sub>	F <sub>high</sub>	KEY	тое	Q <sub>4</sub>	$Q_3$	Q <sub>2</sub>	$Q_1$
697	1209	1	Н	0	0	0	1
697	1336	2	Н	0	0	1	0
697	1477	3	Н	0	0	1	1
770	1209	4	Н	0	1	0	0
770	1336	5	Н	0	1	0	1
770	1477	6	Н	0	1	1	0
852	1209	7	н	0	1	1	1
852	1336	8	н	1	0	0	0
852	1477	9	н	1	0	0	1
941	1336	0	Н	1	0	1	0
941	1209	*	н	1	0	1	1
941	1477	#	н	1	1	0	0
697	1633	Α	н	1	1	0	1
770	1633	В	Н	1	1	1	0
852	1633	c	н	1	1	1	1
941	1633	D	н	0	0	0	0
_	-	ANY	L	z	Z	Z	z

"L = Logic Low, H = Logic High, Z = High Impedance"

Figure 3. Logic Table



- A. Short tone bursts: detected. Tone duration is invalid.
- B. Tone #n is detected. Tone duration is valid. Decoded to outputs.
- C. End of tone #n is detected and validated.
- D. 3 State outputs disabled (high impedance).
- E. Tone #n+1 is detected. Tone duration is valid. Decoded to outputs.
- F. Tristate outputs are enabled. Acceptable drop out of tone #n+1 does not register at outputs
- G. End of tone #n+1 is detected and validated.

Figure 4. Timing Diagram




Figure 5. Typical Filter Characteristic





Figure 6. Basic Steering Circuit



$$\begin{split} t_{\text{GTP}} &= (\text{Rp C}) \, \text{In} \bigg( \frac{V_{\text{CC}}}{V_{\text{CC}} - V_{\text{TST}}} \bigg) \\ t_{\text{GTA}} &= (\text{R}_{1}\text{C}) \, \text{In} \, \bigg( \frac{V_{\text{CC}}}{V_{\text{TST}}} \bigg) \\ \text{Rp} &= \frac{R_{1}R_{2}}{R_{1} + R_{2}} \\ \text{a) Decreasing } t_{\text{GTP}} \, (\, t_{\text{GTP}} > t_{\text{GTA}}) \end{split}$$



$$\begin{aligned} &t_{GTP} = (R_1C) \text{ in } \left( \frac{v_{CC}}{V_{CC} - V_{TST}} \right) \\ &t_{GTA} = (R_P C) \text{ in } \left( \frac{v_{CC}}{V_{TST}} \right) \\ &R_P = \frac{R_1 R_2}{R_1 + R_2} \\ &b) \text{ Decreasing } t_{GTA} \left( t_{GTP} > t_{GTA} \right) \end{aligned}$$

Figure 7. Guard Time Adjustment




Figure 8 Differential Input Configuration

# ABSOLUTE MAXIMUM RATINGS (Notes 1, 2 and 3)

Supply Voltage, V <sub>CC</sub> - V <sub>ss</sub>		+6 V
Voltage on any Pin		$V_{ss} - 0.3 \text{ to } V_{cc} + 0.3 \text{ V}$
Current at any Pin		10 mA
Operating Temperature	SC11270, 11271EN, EM SC11270, 11271CN, CM	-40 to +85°C 0° to +70°C
Storage Temperature		-65 to +150°C
Power Dissipation (Note 3)		500 mW

NOTE 1: Absolute maximum ratings are those values beyond which damage to the device may occur.

NOTE 2: Unless otherwise specified, all voltages are referenced to ground.

NOTE 3: Power dissipation temperature derating—Plastic package: -12 mW/C from 65°C to 85°C.

# DC ELECTRICAL CHARACTERISTICS (Notes 1 and 2)

PARAMETER	DESCRIPTION		TEST CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY					-		
v <sub>cc</sub>	Operating Supply V	oltage		4.75		5.25	V
I <sub>cc</sub>	Operating Supply C	Current			3.0	7	mA
Po	Power Consumption		f=3.579 MHz; V <sub>CC</sub> =5 V		15	35	mW
INPUTS							
V <sub>IL</sub>	Low Level Input Vo	oltage				1.5	V
V <sub>IH</sub>	High Level Input V	oltage		3.5			v
I <sub>IH</sub> /I <sub>IL</sub>	Input Leakage Curr	ent	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>CC</sub>		0.1		μА
I <sub>so</sub>	Pull Up (Source) Current		TOE (Pin 10)=0 V		7.5	15.0	μА
$R_{IN}$	Input Impedance	Signal Inputs 1, 2	@ 1 kHz		10		МΩ
V <sub>TSt</sub>	Steering Threshold Voltage			-	2.35		V
OUTPUTS							
V <sub>OL</sub>	Low Level Output \	/oltage	No Load		0.03		V
V <sub>oh</sub>	High Level Output	Voltage	No Load		4.97		v
I <sub>OL</sub>	Output Low (Sink) Current		V <sub>OUT</sub> =0.4 V	1.0	2.5		mA
I <sub>OH</sub>	Output High (Source) Current		V <sub>OUT</sub> =4.6 V	0.4	0.8		mA
V <sub>REF</sub>	Output Voltage	V <sub>REF</sub>	No Load	2.4		2.7	v
R <sub>OR</sub>	Output Resistance	1 [			10		kΩ

## **OPERATING CHARACTERISTICS**

## **Gain Setting Amplifier**

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I <sub>N</sub>	Input Leakage Current	$V_{ss} < V_{1N} < V_{CC}$		±100		nΑ
R <sub>IN</sub>	Input Resistance			10		МΩ
V <sub>os</sub>	Input Offset Voltage			±25		mV
PSRR	Power Supply Rejection	1 kHz		60		dB
CMRR	Common Mode Rejection	$-3.0 \text{ V} < \text{V}_{\text{IN}} < 3.0 \text{ V}$		60		dB
A <sub>VOL</sub>	DC Open Loop Voltage Gain			65		dB
f <sub>C</sub>	Open Loop Unity Gain Bandwidth			1.5		MHz
V <sub>o</sub>	Output Voltage Swing	$R_L \ge 100 \text{ k}\Omega \text{ to } V_{SS}$		4.5		V <sub>pp</sub>
C <sub>L</sub>	Tolerable Capacitive Load (GS)			100		pF
R <sub>L</sub>	Tolerable Resistive Load (GS)			50		kΩ
V <sub>CM</sub>	Common Mode Range	No Load		3.0		V <sub>pp</sub>

Notes: 1. All voltages referenced to  $V_{SS}$  unless otherwise noted. 2.  $V_{CC}$  = 5.0 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C.

# **AC ELECTRICAL CHARACTERISTICS**

All voltages referenced to  $V_{ss}$  unless otherwise noted.  $V_{cc}$  = 5.0 V,  $V_{ss}$  = 0 V,  $T_{A}$  = 25°C,  $F_{cLK}$  = 3.579545 MHz, using test circuit of Figure 2.

PARAMETER	DESCRIPTION			MIN	TYP	MAX	UNITS	NOTES
SIGNAL COND					•			
	Valid Input Signal Level (each tone of	MIN				-29	dBm	1,2,3,5,6,9
	composite signal)					27.5	mV <sub>RMS</sub>	1,2,3,5,6,9
		MAX		+1			dBm	1,2,3,5,6,9
				883			mV <sub>RMS</sub>	
	Twist Accept Limit	•	Positive		10		dB	2,3,6,9
			Negative		10		dB	
NON-ACCEPT	LEVEL			-37			dBm	1,2,3,4,5,9
	Freq. Deviation Accep	t Limit				±1.5% ±2 Hz	Nom.	2,3,5,9
	Freq. Deviation Reject	Limit		±3.5%			Nom.	2,3,5
	Third Tone Tolerance	·			-16		dB	2,3,4,5,9,10
	Noise Tolerance				-12		dB	2,3,4,5,7,9,10
	Dial Tone Tolerance				+18		dB	2,3,4,5,8,9,10

#### **AC ELECTRICAL CHARACTERISTICS**

All voltages referenced to  $V_{ss}$  unless otherwise noted.  $V_{cc}$  = 5.0 V,  $V_{ss}$  = 0 V,  $T_{A}$  = 25°C,  $F_{clk}$  = 3.579545 MHz, using test circuit of Figure 2.

PARAMETER	DESCRIPTION		MIN	TYP	MAX	UNITS	NOTES
TIMING				1			
t <sub>DP</sub>	Tone Present Detection Tir	5	14	16	ms	Refer to Fig. 4	
t <sub>DA</sub>	Tone Absent Detection Tin	ne	0.5	4	8.5	ms	1
t <sub>rec</sub>	Tone Duration Accept				40	ms	(User Adjustable)
t <sub>rec</sub>	Tone Duration Reject		20			ms	1
t <sub>ID</sub>	Interdigit Pause Accept				40	ms	Refer to "Guard
t <sub>DO</sub>	Interdigit Pause Reject		20			ms	Time Adjustment
OUTPUTS							<del></del>
t <sub>PQ</sub>	Propagation Delay (St to Q)			8	11	μs	TOE=V <sub>CC</sub>
t <sub>PSED</sub>	Propagation Delay (St to S	tD)		12		μs	1
t <sub>QSED</sub>	Output Data Set Up (Q to S	StD)		4.5		μs	1
t <sub>PTE</sub>	Propagation Delay (TOE to Q)	DISABLE		50	60	ns	R <sub>L</sub> =10 kΩ
t <sub>PTD</sub>	(TOE to Q)	ENABLE		300		ns	C <sub>L</sub> =50 pF
CLOCK			<u> </u>				·
f <sub>CLK</sub>	Crystal/Clock Frequency		3.5759	3.5795	3.581	MHz	
C <sub>LO</sub>	Clock Output (OSC2)	Capacitive Load			30	pF	

- Notes: 1. dBm = decibels above or below a reference power of 1 mW into a 600  $\Omega$  load.
  - 2. Digit sequence consists of all 16 DTMF tones.
  - 3. Tone duration = 40 ms, Tone pause = 40 ms.
  - 4. Nominal DTMF frequencies are used.
  - 5. Both tones in the composite signal have an equal amplitude.
  - 6. Tone pair is deviated by ±1.5% ±2 Hz.
  - 7. Bandwidth limited (3 kHz) Gaussian Noise.
  - 8. The precise dial tone frequencies are (350 Hz and 440 Hz)  $\pm 2\%$ .
  - 9. For an error rate of less than 1 in 10,000.
  - 10. Referenced to the lowest level frequency component in DTMF signal.