TBA920 · TBA920S

TELEVISION HORIZONTAL OSCILLATORS

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The TBA920s are monolithic integrated circuits designed for TV receiver applications. They are constructed on a single silicon chip using the Fairchild Planar* process. They accept the composite video signal, separate sync pulses (with the added safeguard of noise gating) and provide a sync output for the vertical integrator. Also incorporated is the horizontal oscillator along with two phase comparators, one to compare flyback pulses to the oscillator and the other for sync phase comparison. The devices will interface with both SCR and transistor deflection systems.

SYNC SEPARATOR


Supply Voltage


Io (Peak Value)

- NOISE GATE
- HORIZONTAL OSCILLATOR
- DUAL PHASE COMPARATOR

ABSOLUTE MAXIMUM RATINGS

Total Power Dissipation (Note 1) 600 mW -55°C to +125°C Storage Temperature Operating Temperature -20°C ta +60°C Pin Temperature (Soldering, 10 s) 260° C Voltages 13.2 V $V_{1} - 16$ V3 - 16 0 to 13.2 V -12 V $V_{8} - 16$ -0.5 to 5,0 V V₁₀ - 16 Currents lo (Average Value) -20 mA 12 (Peak Value) -200 mA Is (Peak Value) 10 mA 17 (Peak Value) 10 mA 10 mA Ig (Peak Value)





*Planar is a patented Fairchild process.

FAIRCHILD • TBA920 • TBA920S

CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNIT
Current Consumption	11	12 = 0	 	36		
Video Signal	·	2 -	1	- 30	ļ	mA
Input Voltage (Positive Going Sync) Peak-to-Peak Value	VIN (p-p)		1.0	3.0	7.0	V
Input Current During Sync Pulse (Peak Value)	I ₈			100		
Noise Gating (Lead 9)				100		μΑ
Input Voltage (Peak Value)	V9 16		0.7			
Input Current (Peak Value)	lg		0.7		10	V
Input Resistance	R _{9 - 16}		0.03	200	10	mA Ω
Flyback Pulse (Lead 5)			-	1		32
Input Voltage (Peak Value)	V5 – 16			± 1.0		V
Input Current (Peak Value)	I ₅		0.05	1.0		mA
Input Resistance	R ₅ – 16		İ	400		Ω
Pulse Duration	t ₅	f = 15625 Hz	10			μs
Composite Sync Pulses (Positive, Lead 7)			·			
Output Voltage (Peak-to-Peak Value)	$V_7 = 16 (p-p)$			10		V
Output Resistance						•
at Leading Edge of Pulse (Emitter Follower)	R7 – 16			50		Ω
at Trailing Edge	R7 – 16			2.2	i	kΩ
Additional External Load Resistance	R7 – 16 (ext.)		2.0			kΩ
Driver Pulse (Lead 2)						
Output Voltage (Peak-to-Peak Value)	V2 - 16 (p-p)			10		V
Average Output Current	¹ 2 (AVG)				20	mΑ
Peak Output Current	12				200	mΑ
Output Resistance (Low Ohmic)	R ₂ – 16	Note 2		2.5 or 15		Ω
Output Pulse Duration	^t 2	Note 3		12 to 32		μs
Permissible Delay Between Leading Edge	^t d (tot)	t ₅ = 12 μs		0 to 15		μs
of Output Pulse and Flyback Pulse Supply Voltage at Which Output					1	
Pulses are Obtained	^V 1 – 16		4.0			V
Oscillator						
Frequency, Free Running	,					
Spread of Frequency at Nominal Values	f _o	$R_{15} = 16 = 3.3 \text{ k}\Omega \text{ (Note 4)}$		15625		Hz
of Peripheral Components (TBA920)	$\frac{\Delta f_0}{f}$	Note 5	ļ		±5.0	%
•	fo			l l		
*Spread of Frequency at Nominal Values	$\frac{\Delta f_0}{\Delta f_0}$					
of Peripheral Components (TBA920S)	fo				± 1.5	%
Frequency Change When Decreasing	Δf_{O}		i	- 1	10	%
the Supply Down to Minimum 4.0 V	fo		i		,,,,	70
Frequency Control Sensitivity	Δt_0			16.5		Hz/μA
	Δ I ₁₅					
Adjustment Range of Network in Circuit	Δf_0			±10		%
on Application Information (TBA920)	fo					
*Adjustment Range of Network in	Δf _O		i		- 1	
Figure 1 (TBA920S)	fo		I	±5.0	1	%
Influence of Supply Voltage on Frequency	δf ₀ /δV	V ₁ = 12 V			5.0	%
	f _o /V _{nom}			i	5.0	76
ontrol Loop I	0 110111					
(Between Sync Pulse and Oscillator)					!	
Control Voltage Range	V ₁₂ – 16			0.8 to 5.5		V
Control Current (Peak Values)	112	V ₁₀ - 16 > 4.5 V;		± 2.0		mA
		$V_{6-16} > 1.5 V$	1	-2.0		01/2
	112	$V_{10} = 16 > 2.0 \text{ V};$		±6.0		mA
Loopgain of APC System		V6 – 16 > 1.5 V			- 1	
a. Time Coincidence Between Sync Pulse	Δf					1.11= /
and Flyback Pulse or V ₁₀ - 16 > 4.5 V	$\frac{\Delta t}{\Delta t}$	1	- 1	1.0	1	kHz/μs
b. No Time Coincidence	Δf		-	2.0	-	bus/···
or $V_{10} = 16 \le 2.0 \text{ V}$	$\frac{\Delta t}{\Delta t}$			3.0		kHz/μs
Capture and Holding Range	Δf	Note 6	-	± 1.0		LU-
Pull In Time for $\Delta f/f_0 = \pm 3\%$	t	Δf = 470 Hz (Note 7)	1	20		kHz ms
Switch Over From Large Control Sensitivity	t	Note 7		20		ms
to Small Control Sensitivity After Capture				20		1113

FAIRCHILD • TBA920 • TBA920S

CHARACTERISTICS		CONDITIONS	MIN	TYP	MAX	UNITS
Control Loop II (Between Flyback Pulse and Oscillator) Permissible Delay Between Leading Edge of Output Pulse (Lead 2) and Leading Edge of Flyback Pulse	^t d (tot)			0 to 15		μѕ
Static Control Error	$\frac{\Delta t}{\Delta t_{cl}}$	Note 8		0.7	0.5	%
Output Current During Flyback Pulse (Peak Value)	14			±0.7		mA
Overall Phase Relation					ļ	
Phase Relation Between Leading Edge of Sync Pulse and Middle of Flyback Pulse	t	Note 9		4.9		μs
Tolerance of Phase Relation (TBA920)	Δt	Note 10			1.0	μs
Tolerance of Phase Relation (TBA920S)	lΔtl				0.4	μs
Voltage for t_2 = 12 to 32 μ s	V3 – 16			6 to 8		V
Adjustment Sensitivity	$\frac{\Delta t_2}{\Delta V_3 - 16}$			10		μs/V
Input Current	13				2.0	μΑ
External Switch Over of Parameters						
(Loop Filter and Loop Gain) of Control Loop I						
(e.g. for Video Recorder Application) See Note						١,,
Required Switch Over Voltage	V10 – 16	R ₁₁ - 16 = 150 Ω	4.5	1	2.0	V
	V10 – 16	$R_{11} - 16 = 2.0 \text{ k}\Omega$		80	2.0	μA
Required Switch Over Current	110	$R_{11} = 16 = 150 \Omega$ V ₁₀ = 16 = 4.5 V (Note 11)		80		μΑ
	110	$R_{11} - 16 = 2.0 \text{ k}\Omega$, V10 - 16 = 2.0 V (Note 11)		120		μA

NOTES:

- 1. 800 mW permissible while tubes are heating up.
- 2. Depends on switch position and polarity output current. $R_2 = 16 = 2.5 \Omega$ is valid for $V_2 = 16 = +10.5 V$ and a load between leads 2 and 16 (e.g. an external resistor).
- 3. The output pulse duration is adjusted by shifting the leading edge (V_{3-16} from 6.0 V to 8.0 V). The pulse duration is a result of delay in the line output device and the action of the second control loop in the TBA920.

For a line output stage with BU108 high voltage transistor the resulting duration is about 22 μ s, and in such a way that the line output transistor is switched on again about 8.0 µs after the middle of the line flyback pulse. This pulse duration must be taken into account when designing the driver stage and driver transformer as this way of driving the line output device differs from the usual, i.e. a driver duty cycle of about 50%.


- The oscillator frequency can be changed for other TV standards by an appropriate value of $C_{14}=16$.
- 5. Exclusive external components tolerances.
- 6. Adjustable with R_{12 = 15}.
 7. See application information circuit.
- 8. The control error is the remaining error in reference to the nominal phase position between leading edge of the sync pulse and the middle of the flyback pulse caused by a variation in delay of the line output stage.
- This phase relation assumes a luminance delay line with a delay of 500 ns between the input of the sync separator and the drive to the picture tube. If the sync separator is inserted after the luminance delay line or if there is no delay line at all (black and white sets), then the phase relation is achieved at $C_{5-16} = 560 \, \text{pF}$.


 10. The adjustment of the overall phase relation and consequently the leading edge of the output pulse at lead 2 occurs automatically by the
- control loop II or by applying a dc voltage to lead 3.
- 11. With sync pulses at lead 7 and 8; without RC network at lead 10.

TEST CIRCUITS

TBA920S

(See application circuit for balance of circuitry)






Frequency adjustment range. Test circuit for TBA 920S.

Other circuit possibilities for oscillator frequency adjustment.

Fig. 1

Fig. 2



4-225